

Seminar at Universidad Santiago de Chile August 6, 2014

BlueGene/Q Compute chip

- $360 \mathrm{~mm}^{2} \mathrm{Cu}-45$ technology (SOI)

System-on-a-Chip design : integrates processors, memory and networking logic into a single chip

- 16 user +1 service PPC processors
- plus 1 redundant processor
- all processors are symmetric
- 11 metal layer
- each 4-way multi-threaded
-64 bits
$-1.6 \mathrm{GHz}$
$-\mathrm{L} 1 / / \mathrm{D}$ cache $=16 \mathrm{kB} / 16 \mathrm{kB}$
- L1 prefetch engines
- each processor has Quad FPU
(4-wide double precision, SIMD)
- peak performance 204.8 GFLOPS @ 55 W
- Central shared L2 cache: 32 MB
- eDRAM
- multiversioned cache - supports transactional memory, speculative execution.
- supports scalable atomic operations
- Dual memory controller
- 16 GB external DDR3 memory
- 42.6 GB/s DDR3 bandwidth (1.333 GHz DDR3) (2 channels each with chip kill protection)
- Chip-to-chip networking
-5D Torus topology + external link $\rightarrow 5 \times 2+1$ high speed serial links
- each $2 \mathrm{~GB} / \mathrm{s}$ send $+2 \mathrm{~GB} /$ s receive
- DMA, remote put/get, collective operations
- External (file) IO -- when used as IO chip.
- PCle Gen2 x8 interface ( $4 \mathrm{~GB} / \mathrm{s} \mathrm{Tx}+4 \mathrm{~GB} / \mathrm{s} \mathrm{Rx}$ )
- re-uses 2 serial links
- interface to Ethernet or Infiniband cards


# Architectures Ilatérielles et Logicielles des Ordinateurs 


$\rightarrow$ A SIMD machine simultaneously operates on tuples of atomic data (one instruction).
$>$ SIMD is opposed to SCALAR (the traditional mechanism).
$\rightarrow$ SIMD is about exploiting parallelism in the data stream (DLP), while superscalar SISD is about exploiting parallelism in the instruction stream (ILP).
$>$ SIMD is usually referred as VECTOR COMPUTING, since its basic unit is the vector.
$\rightarrow$ Vectors are represented in what is called packed data format stored into vector registers.
$\rightarrow$ On a given machine, the length of the vector registers and their number are fixed and determine the hardware SIMD potential.
$\rightarrow$ SIMD can be implemented on using specific extensions MMX, SSE, AVX, ...

## Architecturese Ilatérielles et Logicieilles des Srdinateurs

## Pipeline Floating Point Computation (multi-stage)

$\rightarrow$ Consider the 6 steps (stages) involved in a floating-point addition on a sequential machine with IEEE arithmetic hardware:
A. exponents are compared for the smallest magnitude.
B. exponents are equalized by shifting the significand smaller.
C. the significands are added.
D. the result of the addition is normalized.
E. checks are made for floating-point exceptions such as overflow.
F. rounding is performed.


| Step | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $x$ | 0.1234E4 | 0.12340 E 4 |  |  |  |  |
| $y$ | -0.5678E3 | -0.05678E4 |  |  |  |  |
| $s$ |  |  | 0.066620 E 4 | 0.66620 E 3 | 0.66620 E 3 | 0.6662 E 3 |


$\rightarrow$ A scalar implementation of adding two array of length $n$ will require $6 n$ steps
$\Rightarrow$ A pipeline implementation of adding two array of length $n$ will require $6+(n-1)$ steps
$\rightarrow$ Some architectures provide a wider overlapping by chaining the pipelines.
$>$ Roughly speeking, a p-length vector computation on a given $n$-array needs $n / p$ steps.
$\rightarrow$ Depending on the architecture, pipeline processing applies to \# operations (arith, logical).
$\Rightarrow$ Pipeline feature is usually covered in the topic of Instruction Level Parallelism(ILP)

## Architecturese Ilatérielles et Logicieilless des Irdinateurs

## SIMD Implementation

SIMD: Continuous Evolution


## Architectures Ilatérielles et Logicielles des Irdinateurs

С. TIADOKX| Nines Prissech

## SIMD Implementation



MMX = MultiMedia eXtension
SSE = Streaming SIMD Extension
AVX = Advanced Vector Extensions
MIC = Many Integrated Core


## $\mathbf{M M X}^{\text {™ }}$

Vector size: 64bit
Data types: 8, 16 and 32 bit integers VL: 2,4,8
For sample on the left: Xi, Yi 16 bit integers


Intel ${ }^{\circledR}$ SSE
Vector size: 128bit
Data types:
8,16,32,64 bit integers 32 and 64bit floats
VL: 2,4,8,16
Sample: Xi, Yi bit 32 int / float

## Intel ${ }^{\circledR}$ AVX

Vector size: 256bit
Data types: 32 and 64 bit floats
VL: 4, 8, 16
Sample: Xi, Yi 32 bit int or float

Intel ${ }^{\circledR}$ MIC
Vector size: 512bit
Data types:
32 and 64 bit integers
32 and 64bit floats
(some support for
16 bits floats)
VL: 8,16
Sample: 32 bit float

## Architectures Ilatérielles et Logicielles des Ordinateurs

## SSE (Overview)

- SSE = Streaming SIMD Extensions
- SEE programming can be done either through (inline) assembly or from a high-level language ( C and $\mathrm{C}_{++}$) using intrinsics.
- The $\{x, e, \mathrm{p}\}$ mmintrin.h header file contains the declarations for the SSEx instructions intrinsics.
xmmintrin.h -> SSE
emmintrin.h -> SSE2
pmmintrin.h -> SSE3
- SSEinstruction sets can be anabled or disabled. If disable, SSE instructions will not be possible. It is ecommended to leave this BIOS feature enabled by default. In any case MMX (MultiMedia eXtensions) will still avaiable.
- compile your SSE code with "gcc -o vector vector.c -msse -msse2 -msse3"
- SSE intrinsics use types $\qquad$ m128 (float), $\qquad$ m128i (int, short, char), and $\qquad$ m128d (double)

Variable of type $\qquad$ m128i, and $\qquad$ m128d (exclusive use) maps to the XMM[0-7] registers (128 bits), and automatically aligned on 16-byte boundaries.
$>$ Vector registers are $x m m 0, x m m 1, \ldots, x m m 7$. Initially, they could only be used for single precision computation. Since SSE2, they can be used for any primitive data type.

## Architectures Ilatérielles et Logicielles des Irdinateurs

## SSE (Connecting vectors to scalar data)

Vector variables can be connected to scalar variables (arrays) using one of the following ways

```
float a[N] __attribute__((aligned(16)));
__m128 *ptr = (__m128*)a;
prt[i] or *(ptr+i) represents the vector
                        {a[4i], a[4i+1], a[4i+2], a[4i+3]}
```

```
float a[N] __attribute__((aligned(16)));
__m128 mm_a;
mm_a = _mm_load_pd(&a[i]); // here we explicitly load data into the vector
mm_a represents the vector
    {a[4i],a[4i+1], a[4i+2],a[4i+3]}
```

Using the above connection, we can now use SSE instruction to process our data.
This can be done through
夫 (inline) assembly

* intrinsics (interface to keep using high-level instructions to perform vector operations)Pros and cons of using (inline)assembly versus intrinsics.


## Architectures Vatériellese et Logicielles des Prdinateurs

## SSE (basic assembly instructions)

Data Movement Instructions

| MOVUPS | - Move 128bits of data to an SIMD register from memory or SIMD register. Unaligned. |
| :--- | :--- |
| MOVAPS | - Move 128bits of data to an SIMD register from memory or SIMD register. Aligned. |
| MOVHPS | - Move 64bits to upper bits of an SIMD register (high). |
| MOVLPS | - Move 64bits to lower bits of an SIMD register (low). |
| MOVHLPS | - Move upper 64bits of source register to the lower 64bits of destination register. |
| MOVLHPS | - Move lower 64bits of source register to the upper 64bits of destination register. |
| MOVMSKPS | - Move sign bits of each of the 4 packed scalars to an x86 integer register. |
| MOVSS | - Move 32bits to an SIMD register from memory or SIMD register. |

Arithmetic Instructions


## Logical Instructions

ANDPS - Bitwise AND of operands
ANDNPS - Bitwise AND NOT of operands
ORPS - Bitwise OR of operands
XORPS - Bitwise XOR of operands
Truth Table:

| Destination | Source | ANDPS | ANDNPS | ORPS | XORPS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 |

# Architectures Ilitérielles et Loggicillles des Irdinateurs 

С. TADOMKI Nines Paristech

## SSE (basic assembly instructions)

Shuffling offers a way to

- change the order of the elements within a single vector or
- combine the elements of two separate registers.


## Shuffle Instructions



SHUFPS - Shuffle numbers from one operand to another or itself.
UNPCKHPS - Unpack high order numbers to an SIMD register.
UNPCKLPS - Unpack low order numbers to a SIMD register.

The SHUFPS instruction takes two SSE registers and an 8 bit hex value. (elements are numbered from right to left !!!)
-The first two elements of the destination operand are overwritten by any two elements of the destination register.
-The third and fourth elements of the destination register are overwritten by any two elements from the source register.
-The hex string is used to tell the instruction which elements to shuffle.

$$
\cdot 00,01,10 \text {, and } 11 \text { are used to access elements within the registers }
$$

Examples


SHUFPS XMM0, XMM0, $0 \times 1 \mathrm{~B} \quad / / 0 \times 1 \mathrm{~B}=00011011$ and reverses the order of the elements
SHUFPS XMMO, XMMO, 0xAA // 0xAA = 10101010 and sets all elements to the 3rd element
Write the suffling instruction to obtain (a2, a3, a0, a1) from (a3, a2, a1, a0) in XMM0
What is XMM0 after SHUFPS XMM0, XMM0, 93h ?
What is XMM0 after SHUFPS XMM0, XMM0, 39h?

## Architecturese Ilatérielles et Logicieilles des Srdinateurs

## SSE (assembly examples)

```
// Use sse to multiply vector elements by a real number a * b
vector4 sse_vector4_multiply(const vector4 &op_a, const float &op_b)
{
    vector4 ret_vector;
    _m128 f = _mm_set1_ps(op_b); // Set all 4 elements to op_b
    _asm
        MOV EAX, op_a // Load pointer into CPU reg
        MOVUPS XMMO, [EAX] // Move the vectors to SSE regs
        MULPS XMMO, f // Multiply elements
        MOVUPS [ret_vector], XMM0 // Save the return vector
    }
    return ret_vector;
}
```

```
// Use sse to add the elements of two vectors a + b
vector4 sse_vector4_add(const vector4 &op_a, const vector4 &op_b)
{
    vector4 ret_vector;
    _asm
    {
        MOV EAX, op_a // Load pointers into CPU regs
        MOV EBX, op_b
        MOVUPS XMMO, [EAX] // Move the vectors to SSE regs
        MOVUPS XMM1, [EBX]
        ADDPS XMMO, XMM1 // Add elements
        MOVUPS [ret_vector], XMMO // Save the return vector
    }
    return ret_vector;
}
```


## Architectures Ilatérielles et Logicielles des Irdinateurs

## SSE (assembly examples)

We need to write a SSE code to calculate the cross product
R. $x=$ A. $y$ * B. z-A.z * B. $y$
R. $y=$ A. $z$ * B. $x$ - A. $x^{*}$ B. $z$
R. $z=$ A. ${ }^{*}$ B.. - A. $y$ * B. $x$

Complete the following code

```
// Use sse to add the elements of two vectors a + b
vector4 sse_vector4_cross_product(const vector4 &op_a, const vector4 &op_b){
    vector4 ret_vector;
    __asm
    {
        MOV EAX, op_a // Load pointers into CPU regs
        MOV EBX, op_b
        MOVUPS XMM0, [EAX] // Move the vectors to SSE regs
        MOVUPS XMM1, [EBX]
        MOVUPS [ret_vector], XMM0 // Save the return vector
    }
    return ret_vector;
}
```


## Architectures Ilatérielles et Logicielles des Irdinateurs

## SSE (assembly examples)

We need to write a SSE code to calculate the cross product
R.x = A.y * B.z - A.z * B.y
R. $y=$ A. $z^{*}$ B. $x-$ A. $x^{*}$ B. $z$
R.z = A.x * B.y - A. y * B.x

Complete the following code

```
// Use sse to add the elements of two vectors a + b
vector4 sse_vector4_cross_product(const vector4 &op_a, const vector4 &op_b){
    vector4 ret_vector;
    __asm
    {
        MOV EAX, op_a // Load pointers into CPU regs
        MOVUPS XMM0, [EAX] // Move the vectors to SSE regs
        MOVUPS XMM1, [EBX]
        MOVAPS XMM2, XMM0
        MOVAPS XMM3, XMM1
        SHUFPS XMM0, XMM0, 0xD8
        SHUFPS XMM1, XMM1, 0xE1
        MULPS XMM0, XMM1
        SHUFPS XMM2, XMM2, 0xE1
        SHUFPS XMM3, ХMM3, 0xD8
        MULPS XMM2, XMM3
        SUBPS XMM0, XMM2
        MOVUPS [ret_vector], XMM0 // Save the return vector
    }
    return ret_vector;
}
```


## Architectures Ilatérielles et Logicielles des Irdinateurs

## SSE (common intrinsics)

```
_mm_add_ps(__m128 a, __m128 b )
_mm_sub_ps(_m128a,__m128 b )
_mm_mul_ps(__m128 a,__m128 b )
_mm_div_ps(_m128a,__m128 b )
_mm_sqrt_ps(__m128 a,__m128 b )
_mm_min_ps(__m128 a, __m128 b )
_mm_max_ps(__m128 a,__m128 b )
_mm_cmpeq_ps(__m128 a,__m128 b )
_mm_cmplt_ps(__m128 a,__m128 b )
_mm_cmpgt_ps(__m128 a,__m128 b )
_mm_and_ps( m128a,_m128 b )
__mm_prefetch(__m128 a,_MM_HINT_TO)
```


m3 = _mm_shuffle_ps(m1, m2,_MM_SHUFFLE (1,0,3,2))

$; \mathrm{m} 3=$|  | 127 |  |  |
| :--- | :--- | :--- | :--- |
| g | h | a | b |

Pros and cons of the prefetch.

## Architectures Ilatérielles et Logicielles des Irdinateurs

## SSE (illustrations)

```
void scalar_sqrt(float *a){
    int i;
    for(i = 0; i < N; i++)
        a[i] = sqrt(a[i]);
}
```

scalar

```
void sse_sqrt(float *a){
    // We assume N % 4 == 0.
    int nb_iters = N / 4;
    __m128 *ptr = (__m128*)a;
    int i;
    for(i = 0; i < nb_iters; i++, ptr++, a += 4)
        _mm_store_ps(a, _mm_sqrt_ps(*ptr));
}
SSE
```

```
Tadonki@TADONKI-PC ~/vector
$ ./test
Running time of the scalar code: 0.286017
Running time of the SSE code: 0.031001
```

10 times faster !!!!!!!

## Architectures Matérielles et Logicielles des Drdinateurs

## SSE (exercices)



Write the SSE loop equivalent to the following scalar loop (use vectors mm_d, mm_a, mm_b, mm_c).

```
for(i = 0; i < N; i++)
    d[i] = (a[i] - b[i])*c[i];
```

```
for( i = 0; i <N; i+= 4){
    mm_a = _mm_load_ps(&a[i]);
    mm_b = _mm_load_ps(&b[i]);
    mm_c = _mm_load_ps(&c[i]);
    mm_r = _mm_add_ps( mm_a, mm_b );
    mm_a = _mm_mul_ps( mm_r , mm_c );
    _mm_store_ps( &r[i], mm_a );
}
```

(3) Write the SSE loop equivalent to the following scalar loop (use vectors mm_c, mm_a, mm_b).

```
for(i = 0; i < N; i+= 2){
    c[2*i] = (a[2*i] - b[2*i+1]);
    c[2*i+1] = (a[2*i+1] - b[2*i]);
}
```



Write the SSE loop equivalent to the following scalar loop (typedef struct \{float re; float im\} complex;).

```
for(i = 0; i < N; i++) c[i] = multiply(a[i], b[i]);
```



Write the SSE loop equivalent to the following scalar loop

```
for(i = 0; i < N; i++) b[i] = 2*a[i] + 1;
```

Back to the cross product

